
7 Series FPGAs Memory Resources www.xilinx.com 59
UG473 (v1.11) November 12, 2014
FIFO Timing Models and Parameters
Clock Event 1 and Clock Event 3: Write Operation and Deassertion of EMPTY
Signal
During a write operation to an empty FIFO, the content of the FIFO at the first address is
replaced by the data value on the DI pins. Three read-clock cycles later (four read-clock
cycles for FWFT mode), the EMPTY pin is deasserted when the FIFO is no longer empty.
The RDCOUNT also increments by one due to an internal read preloading the data to the
output registers.
For the example in Figure 2-6, the timing diagram is drawn to reflect FWFT mode. Clock
event 1 is with respect to the write-clock, while clock event 3 is with respect to the
read-clock. Clock event 3 appears four read-clock cycles after clock event 1.
• At time T
RDCK_DI
, before clock event 1 (WRCLK), data 00 becomes valid at the DI
inputs of the FIFO.
• At time T
RCCK_WREN
, before clock event 1 (WRCLK), write enable becomes valid at
the WREN input of the FIFO.
• At time T
RCKO_DO
, after clock event 3 (RDCLK), data 00 becomes valid at the DO
output pins of the FIFO. In standard mode, data 00 does not appear at the DO output
pins of the FIFO.
•At time T
RCKO_EMPTY
, after clock event 3 (RDCLK), EMPTY is deasserted. In standard
mode, EMPTY is deasserted one read-clock earlier than clock event 3.
If the rising WRCLK edge is close to the rising RDCLK edge, EMPTY could be deasserted
one RDCLK period later.
Clock Event 2 and Clock Event 4: Write Operation and Deassertion of Almost
EMPTY Signal
Four read-clock cycles after the third data is written into the FIFO, the Almost EMPTY pin
is deasserted to signify that the FIFO is not in the almost EMPTY state.
For the example in Figure 2-6, the timing diagram is drawn to reflect FWFT mode. Clock
event 2 is with respect to write clock, while clock event 4 is with respect to read clock. Clock
event 4 appears four read-clock cycles after clock event 2.
• At time T
RDCK_DI
, before clock event 2 (WRCLK), data 02 becomes valid at the DI
inputs of the FIFO.
• Write enable remains asserted at the WREN input of the FIFO.
• At clock event 4, DO output pins of the FIFO remains at data 00 because no read has
been performed. In the case of standard mode, data 00 never appears at the DO
output pins of the FIFO.
• At time T
RCKO_AEMPTY
, after clock event 4 (RDCLK), almost empty is deasserted at
the AEMPTY pin. In the case of standard mode, AEMPTY is deasserted in the same
way as in FWFT mode.
If the rising WRCLK edge is close to the rising RDCLK edge, AEMPTY could be deasserted
one RDCLK period later.
Comentarios a estos manuales