RAM 8.0 BUX II Series Guía de usuario Pagina 51

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 86
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 50
7 Series FPGAs Memory Resources www.xilinx.com 51
UG473 (v1.11) November 12, 2014
FIFO Operations
FIFO Operations
Reset
A reset synchronizer circuit has been introduced to 7 series FPGAs. RST must be asserted
for five cycles to reset all read and write address counters and initialize flags after
power-up. RST does not clear the memory, nor does it clear the output register. When RST
is asserted High, EMPTY and ALMOSTEMPTY are set to 1, FULL and ALMOSTFULL are
reset to 0. The RST signal must be High for at least five read clock and write clock cycles to
ensure all internal states are reset to correct values. During Reset, both RDEN and WREN
must be deasserted (held Low).
Operating Mode
There are two operating modes in FIFO functions. They differ only in output behavior
immediately after the first word is written to a previously empty FIFO.
Standard Mode
After the first word is written into an empty FIFO, the Empty flag is deasserted
synchronously with RDCLK. After Empty is deasserted Low and RDEN is asserted, the
first word appears at DO on the rising edge of RDCLK.
First Word Fall Through (FWFT) Mode
After the first word is written into an empty FIFO, this word automatically appears at DO
before RDEN is asserted. Subsequent Read operations require Empty to be Low and RDEN
to be High. Figure 2-5 illustrates the difference between standard mode and FWFT mode.
Status Flags
Table 2-4 shows the number of clock cycles to assert or deassert each flag of a dual-clock
FIFO. Synchronous FIFOs do not have a clock cycle latency when asserting or deasserting
flags. Due to the asynchronous nature of the clocks, the simulation model only reflects the
deassertion latency cycles listed.
X-Ref Target - Figure 2-5
Figure 2-5: Read Cycle Timing (Standard and FWFT Modes)
RDCLK
RDEN
EMPTY
DO (Standard)
DO (FWFT)
Previous Data
W1
W2 W3
W1
W2 W3
UG473_c2_05_052610
Vista de pagina 50
1 2 ... 46 47 48 49 50 51 52 53 54 55 56 ... 85 86

Comentarios a estos manuales

Sin comentarios