
54 www.xilinx.com 7 Series FPGAs Memory Resources
UG473 (v1.11) November 12, 2014
Chapter 2: Built-in FIFO Support
Table 2-6 shows how the SRVAL and INIT bit locations map to the DO outputs for the FIFO
primitives.
FIFO_MODE String FIFO36,
FIFO36_72
FIFO36 Selects the FIFO36 modes.
FIFO18,
FIFO18_36
FIFO18 Selects the FIFO18 modes.
EN_SYN Boolean FALSE,
TRUE
FALSE When set to TRUE, ties WRCLK and
RDCLK together.
When set to TRUE, FWFT must be
FALSE.
When set to FALSE, DO_REG must be 1.
SRVAL
(1)
Hex Any 36-bit value
in FIFO18E1 and
any 72-bit value
in FIFO36E1
00h Controls the value of the FIFO output
when RSTREG is asserted. Only
supported when DO_REG = 1 and
EN_SYN = TRUE and RSTREG is
connected to an active signal.
INIT
(1)
Hex Any 36-bit value
in FIFO18E1 and
any 72-bit value
in FIFO36E1
00h Specifies the initial value on the output
after configuration, when DO_REG = 1
and EN_SYN = TRUE.
Notes:
1. Table 2-6 shows how the SRVAL and INIT bit locations map to the DO outputs for the FIFO primitives.
Table 2-5: FIFO18E1 and FIFO36E1 Attributes (Cont’d)
Attribute Name Type Values Default Notes
Table 2-6: FIFO18E1/FIFO36E1 SRVAL/INIT Mapping
Port Width SRVAL/INIT
SRVAL/INIT Mapping to DO SRVAL/INIT Mapping to DOP
DO SRVAL/INIT DOP SRVAL/INIT
4 [3:0] [3:0] [3:0] NA NA
9 [8:0] [7:0] [7:0] [0] [8]
18 [17:0] [15:0] [15:0] [1:0] [17:16]
36 (for FIFO36E1) [35:0] [31:0] [31:0] [3:0] [35:32]
36 (for FIFO18_36) [35:0] [31:0] [33:18],[15:0] [3:0] [35:34],[17:16]
72 (for FIFO36_72) [71:0] [63:0] [67:36],[31:0] [7:0] [71:68],[35:32]
Comentarios a estos manuales