RAM 8.0 BUX II Series Guía de usuario Pagina 3

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 86
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 2
UG473 (v1.11) November 12, 2014 www.xilinx.com 7 Series FPGAs Memory Resources
01/30/2012 1.5 In Table 1-2, removed XC7A8, XC7A15, XC7A30T, and XC7A50T; updated number of
36 Kb block RAM blocks per column for XC7K420T and XC7VX550T; updated note 1 to
say “GTP/GTX Quad.”
Updated Simple Dual-Port Block RAM.
07/04/2012 1.6 Updated fifth and sixth bullets in Changes from Virtex-6 FPGAs.
Added Virtex-7 devices to Table 1-2. Updated descriptions of RAMB36E1, RAMB18E1,
and FIFO18E1 in Table 1-6.
Updated description of WREN in Table 2-3. In Table 2-9, replaced T
RCCK_RST
/T
RCKC_RST
with T
RREC_RST
/T
RREM_RST
.
10/02/2012 1.7 Removed XC7A350T, XC7V1500T, and XC7VH290T from Table 1-2.
08/07/2013 1.8 Added three devices to Table 1-2.
10/02/2013 1.9 Update disclaimer and copyright on page 2. Updated Byte-Wide Write Enable.
01/30/2014 1.10 Updated the last bullet in Summary. Updated Figure 1-6 and Figure 3-2.
05/09/2014 1.10.1 Typographical updates in Table 1-7 and Table 1-8.
11/12/2014 1.11 Added XC7A15T device to Table 1-2.
Date Version Revision
Vista de pagina 2
1 2 3 4 5 6 7 8 ... 85 86

Comentarios a estos manuales

Sin comentarios