
7 Series FPGAs Memory Resources www.xilinx.com 17
UG473 (v1.11) November 12, 2014
Synchronous Dual-Port and Single-Port RAMs
WRITE_FIRST or Transparent Mode (Default)
In WRITE_FIRST mode, the input data is simultaneously written into memory and stored
in the data output (transparent write), as shown in Figure 1-2. These waveforms
correspond to latch mode when the optional output pipeline register is not used.
READ_FIRST or Read-Before-Write Mode
In READ_FIRST mode, data previously stored at the write address appears on the output
latches, while the input data is being stored in memory (read before write). The waveforms
in Figure 1-3 correspond to latch mode when the optional output pipeline register is not
used.
NO_CHANGE Mode
In NO_CHANGE mode, the output latches remain unchanged during a write operation.
As shown in Figure 1-4, data output remains the last read data and is unaffected by a write
operation on the same port. These waveforms correspond to latch mode when the optional
X-Ref Target - Figure 1-2
Figure 1-2: WRITE_FIRST Mode Waveforms
CLK
WE
DI
ADDR
DO
EN
Disabled Read
XXXX 1111 2222 XXXX
aa bb cc dd
0000 MEM(aa) 1111 2222 MEM(dd)
ReadWrite
MEM(bb)=1111
Write
MEM(cc)=2222
UG473_c1_02_052610
X-Ref Target - Figure 1-3
Figure 1-3: READ_FIRST Mode Waveforms
CLK
WE
DI
ADDR
DO
EN
Disabled Read
XXXX 1111 2222 XXXX
aa bb cc dd
0000 MEM(aa) old MEM(bb) old MEM(cc) MEM(dd)
ReadWrite
MEM(bb)=1111
Write
MEM(cc)=2222
UG473_c1_03_052610
Comentarios a estos manuales