RAM 8.0 BUX II Series Guía de usuario Pagina 20

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 86
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 19
20 www.xilinx.com 7 Series FPGAs Memory Resources
UG473 (v1.11) November 12, 2014
Chapter 1: Block RAM Resources
Simple Dual-Port Block RAM
Each 18 Kb block and 36 Kb block can also be configured in a simple dual-port RAM mode.
In this mode, the block RAM port width doubles to 36 bits for the 18 Kb block RAM and
72 bits for the 36 Kb block RAM. In simple dual-port mode, independent Read and Write
operations can occur simultaneously, where port A is designated as the Read port and
port B as the Write port. When the Read and Write port access the same data location at the
same time, it is treated as a collision, identical to the port collision in true dual-port mode.
Readback through the configuration port is supported in simple dual-port block RAM
mode. 7 series FPGAs support these modes in SDP (READ_FIRST, WRITE_FIRST).
Figure 1-6 shows the simple dual-port data flow for and RAMB36 in SDP mode.
X-Ref Target - Figure 1-6
Figure 1-6: RAMB36 in the Simple Dual-Port Data Flow
Table 1-4: Simple Dual-Port Functions and Descriptions
Port Function Description
DO Data Output Bus
DOP Data Output Parity Bus
DI Data Input Bus
DIP Data Input Parity Bus
RDADDR Read Data Address Bus
RDCLK Read Data Clock
RDEN Read Port Enable
REGCE Output Register Clock Enable
SBITERR Single Bit Error Status
DBITERR Double Bit Error Status
ECCPARITY ECC Encoder Output Bus
SSR Synchronous Set or Reset of Output Registers or Latches
WE Byte-wide Write Enable
WRADDR Write Data Address Bus
36 Kb Memory Array
DO
RDEN
RDADDR
RDCLK
REGCE
DIP
WRADDR
WE
WRCLK
WREN
DI
UG473_c1_06_011414
64
8
8
15
15
64
DOP
8
SSR
Vista de pagina 19
1 2 ... 15 16 17 18 19 20 21 22 23 24 25 ... 85 86

Comentarios a estos manuales

Sin comentarios