RAM 8.0 BUX II Series Guía de usuario Pagina 24

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 86
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 23
24 www.xilinx.com 7 Series FPGAs Memory Resources
UG473 (v1.11) November 12, 2014
Chapter 1: Block RAM Resources
Table 1-7 and Table 1-8 show the show the port names and descriptions of the primitives
outlined in Table 1-6. The ECC ports are described in Chapter 3, Built-in Error Correction.
Table 1-6: 7 Series FPGAs Block RAM and FIFO Primitives
Primitive Description
RAMB36E1 In TDP mode, supports port widths of x1, x2, x4, x9, x18, x36
In SDP mode, the Read or Write port width is x64 or x72. Alternate port is x1, x2, x4, x9, x18, x36, x72.
In ECC mode, supports 64-bit ECC encoding and decoding
RAMB18E1 In TDP mode, supports port widths of x1, x2, x4, x9, x18
In SDP mode, the Read or Write port width is x32 or x36. Alternate port is x1, x2, x4, x9, x18, x36.
FIFO36E1 In FIFO36 mode, supports port widths of x4, x9, x18, x36
In FIFO36_72 mode, port width is x72, optional ECC support.
FIFO18E1 In FIFO18 mode, supports port widths of x4, x9, x18
In FIFO18_36 mode, port width is x36
Table 1-7: RAMB36E1 Port Names and Descriptions
Port Name Description
DIADI[31:0] Port A data inputs addressed by ADDRARDADDR. See Table 1-13 for SDP mode port name
mapping.
DIPADIP[3:0] Port A data parity inputs addressed by ADDRARDADDR. See Table 1-13 for SDP mode port name
mapping.
DIBDI[31:0] Port B data inputs addressed by ADDRBWRADDR. See Table 1-13 for SDP mode port name
mapping.
DIPBDIP[3:0] Port B data parity inputs addressed by ADDRBWRADDR. See Table 1-13 for SDP mode port name
mapping.
ADDRARDADDR [15:0] Port A address input bus. In RAM_MODE = SDP, this is the RDADDR bus.
ADDRBWRADDR[15:0] Port B address input bus. In RAM_MODE = SDP, this is the WRADDR bus.
WEA[3:0] Port A byte-wide Write enable. Not used in RAM_MODE = SDP.
WEBWE[7:0] Port B byte-wide Write enable. In RAM_MODE = SDP, this is the byte-wide Write enable.
ENARDEN Port A enable. In RAM_MODE = SDP, this is the RDEN.
ENBWREN Port B enable. In RAM_MODE = SDP, this is the WREN.
RSTREGARSTREG Synchronous output register set/reset as initialized by SRVAL_A (DOA_REG = 1).
RSTREG_PRIORITY_A determines the priority over REGCE. In RAM_MODE = SDP, this is the
RSTREG.
RSTREGB Synchronous output register set/reset as initialized by SRVAL_B (DOB_REG = 1).
RSTREG_PRIORITY_B determines the priority over REGCE.
RSTRAMARSTRAM Synchronous output latch set/reset as initialized by SRVAL_A (DOA_REG = 0). In
RAM_MODE = SDP, this is the RSTRAM.
RSTRAMB Synchronous output latch set/reset as initialized by SRVAL_B (DOB_REG = 0).
CLKARDCLK Port A clock input. In RAM_MODE = SDP, this is the RDCLK.
CLKBWRCLK Port B clock input. In RAM_MODE = SDP, this is the WRCLK.
Vista de pagina 23
1 2 ... 19 20 21 22 23 24 25 26 27 28 29 ... 85 86

Comentarios a estos manuales

Sin comentarios