
LogiCORE IP Block Memory Generator v6.1
52 www.xilinx.com DS512 March 1, 2011
Product Specification
Timing Diagrams
Figure 51 illustrates a typical Write and Read operation for Kintex-7, Virtex-7, Virtex-6, and Spartan-6
devices for a core with a simple dual-port RAM configuration with Soft ECC enabled and no additional
input or output registers.
X-Ref Target - Figure 51
Figure 51: Read and Write Operations with Soft ECC
WEA
DINA
CLKA, CLKB
ADDRA
ADDRB
DOUTB
DBITERR
SBITERR
ENB
ENA
1111 2222
aa
aa
00
1100
Comentarios a estos manuales