RAM 7.0 Guía de usuario Pagina 52

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 118
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 51
LogiCORE IP Block Memory Generator v6.1
52 www.xilinx.com DS512 March 1, 2011
Product Specification
Timing Diagrams
Figure 51 illustrates a typical Write and Read operation for Kintex-7, Virtex-7, Virtex-6, and Spartan-6
devices for a core with a simple dual-port RAM configuration with Soft ECC enabled and no additional
input or output registers.
X-Ref Target - Figure 51
Figure 51: Read and Write Operations with Soft ECC
WEA
DINA
CLKA, CLKB
ADDRA
ADDRB
DOUTB
DBITERR
SBITERR
ENB
ENA
1111 2222
aa
aa
00
1100
Vista de pagina 51
1 2 ... 47 48 49 50 51 52 53 54 55 56 57 ... 117 118

Comentarios a estos manuales

Sin comentarios