RAM 6.0 BUX II Series Guía de usuario Pagina 101
- Pagina / 189
- Tabla de contenidos
- MARCADORES
Valorado. / 5. Basado en revisión del cliente
3 Porting a BSP to Custom Hardware
3.3 Finalizing Your BSP
93
3
struct PciIntIrq
{
UINT8 bus;
UINT8 device;
UINT8 intPin;
UINT8 irq;
};
static struct PciIntIrq intIrqTable[] =
{
/* on-board Ethernet */
{ MAIN_BUS, MAIN_DEV_ETHER, PCI_INT_LINE_A, INUM_TO_IRQ(INTVEC_ETHER_NUM) },
/* on-board USB */
{ MAIN_BUS, MAIN_DEV_USB, PCI_INT_LINE_A, INUM_TO_IRQ(INTVEC_USB_NUM) },
/* 3.3V PCI slot on main board */
{ MAIN_BUS, MAIN_DEV_SLOT, PCI_INT_LINE_A, INTVEC_PCI_INTA_IRQ },
{ MAIN_BUS, MAIN_DEV_SLOT, PCI_INT_LINE_B, INTVEC_PCI_INTB_IRQ },
{ MAIN_BUS, MAIN_DEV_SLOT, PCI_INT_LINE_C, INTVEC_PCI_INTC_IRQ },
{ MAIN_BUS, MAIN_DEV_SLOT, PCI_INT_LINE_D, INTVEC_PCI_INTD_IRQ },
/* Devices on Compact 3-slot PCI extender board on bus 1 */
{ CPCI_BUS, CPCI_DEV_SLOT_PJ1, PCI_INT_LINE_A, INTVEC_CPCI_INTA_IRQ },
{ CPCI_BUS, CPCI_DEV_SLOT_PJ1, PCI_INT_LINE_B, INTVEC_CPCI_INTB_IRQ },
{ CPCI_BUS, CPCI_DEV_SLOT_PJ1, PCI_INT_LINE_C, INTVEC_CPCI_INTC_IRQ },
{ CPCI_BUS, CPCI_DEV_SLOT_PJ1, PCI_INT_LINE_D, INTVEC_CPCI_INTD_IRQ },
{ CPCI_BUS, CPCI_DEV_SLOT_PJ2, PCI_INT_LINE_A, INTVEC_CPCI_INTC_IRQ },
{ CPCI_BUS, CPCI_DEV_SLOT_PJ2, PCI_INT_LINE_B, INTVEC_CPCI_INTD_IRQ },
{ CPCI_BUS, CPCI_DEV_SLOT_PJ2, PCI_INT_LINE_C, INTVEC_CPCI_INTA_IRQ },
{ CPCI_BUS, CPCI_DEV_SLOT_PJ2, PCI_INT_LINE_D, INTVEC_CPCI_INTB_IRQ },
{ CPCI_BUS, CPCI_DEV_SLOT_PJ3, PCI_INT_LINE_A, INTVEC_CPCI_INTD_IRQ },
{ CPCI_BUS, CPCI_DEV_SLOT_PJ3, PCI_INT_LINE_B, INTVEC_CPCI_INTA_IRQ },
{ CPCI_BUS, CPCI_DEV_SLOT_PJ3, PCI_INT_LINE_C, INTVEC_CPCI_INTB_IRQ },
{ CPCI_BUS, CPCI_DEV_SLOT_PJ3, PCI_INT_LINE_D, INTVEC_CPCI_INTC_IRQ },
{ 0 } /* sentinel */
};
/************************************************************
* sysPciAutoconfigIntrAssign - assign PCI interrupts
*
* This routine returns the interrupt value for PCI auto
* configuration to store in each device/routine’s control
* space. This value will be used later to determine the
* vector to use with intConnect().
*
* This routine is written so that each on-board device
* and each slot that can have a card plugged into it must
* be listed in intIrqTable[]. Because some boards are
* designed with optimized interrupt configuration, the
* automatic interrupt assignment sometimes cannot handle
- BSP DEVELOPER’S GUIDE 1
- U.S.): (800) 545-WIND 2
- Contents 3
- Contents 5
- Introduction 9
- BSP Developer’s Guide, 6.0 10
- 1.3 BSP Development Process 11
- 1.4 Terminology 12
- Overview of a BSP 13
- 2.2 Boot Sequence 15
- 2.2.1 Sequence Overview 16
- 2 Overview of a BSP 17
- Step 1: Execute romInit( ) 23
- Step 4: Execute usrInit( ) 25
- TCB) from the top 27
- 2.3 Components of a BSP 28
- USRCONFIG = usrConfig.c 29
- 2.3.2 Derived Files 36
- 2.3.4 Required Routines 40
- /* lock interrupts */ 46
- 2.3.5 Required Macros 47
- ROM_TEXT_ADRS. The offset 48
- 2.3.6 Optional Routines 50
- 2.4.1 BSP Debugging Methods 52
- 2.4.3 The Wind River IDE 56
- 2.4.5 Download Path 57
- 2.5 Avoiding Common Problems 61
- Porting a BSP to 63
- Custom Hardware 63
- 3.2.1 Initializing the Board 64
- 3.2.2 Initializing Memory 65
- LED Routines 70
- #undef INCLUDE_WDB_VIO 75
- 3.2.7 Interrupt Controllers 78
- 3.2.8 ISR Guidelines 78
- 3.2.9 DMA 78
- 3.2.11 Serial Drivers 79
- 3.3.2 Projects 81
- 3.3.3 Adding Other Timers 81
- 3.3.4 NVRAM 82
- 3.3.6 Boot ROMs 85
- FUNCPTR * pArg 89
- UINT * pArg 89
- 3.3 Finalizing Your BSP 101
- Generic Driver Introduction 110
- One-Shot Timer Examples 116
- Non-Volatile Memory 117
- Debugging Your BSP 123
- 4 Debugging Your BSP 127
- 4.2.3 Verifying RAM 129
- For example: 133
- 4.3.1 Symbols 134
- 4.3.2 Breakpoints 134
- Common Development Issues 139
- Image Locations 140
- A.3 Cache and MMU 141
- Timing Issues 142
- A.4 Reusing Unportable Code 143
- A.5 Volatile Variables 143
- Documentation Guidelines 145
- B.1 Introduction 146
- B.2 Written Style 146
- Use... Not 147
- B Documentation Guidelines 149
- Acronyms 152
- Board Names 153
- NAME Section 154
- B.4 Sections for target.ref 161
- B.5 Format and Style 163
- Ta b le B -5 Apigen Markup 166
- Component Input Output 170
- Command Syntax 174
- Board Diagrams 174
- B.6 Directives 175
- Directive Name Usage 176
- \IMAGE images/board.jpg 178
- \IMAGE images/switches.gif 178
- (apigen or refgen -mg) 182
Relacionado con productos y manuales para Amplificadores de audio RAM 6.0 BUX II Series
Amplificadores de audio RAM 7.0 Manual de usuario
(16 paginas)
(16 paginas)
Amplificadores de audio RAM 12044 Especificaciones
(16 paginas)
(16 paginas)
Amplificadores de audio RAM 1.4 Especificaciones
(19 paginas)
(19 paginas)
Amplificadores de audio RAM 4.0 Manual de usuario
(38 paginas)
(38 paginas)
Amplificadores de audio RAM 7.0 Especificaciones
(28 paginas)
(28 paginas)
Amplificadores de audio RAM 4000 Manual de usuario
(14 paginas)
(14 paginas)
Amplificadores de audio RAM 7.0 Guía de usuario
(118 paginas)
(118 paginas)
Amplificadores de audio RAM 3004 Manual de usuario
(15 paginas)
(15 paginas)
Amplificadores de audio RAM V-6000 Manual de usuario
(24 paginas)
(24 paginas)
Amplificadores de audio RAM 3000 Manual de usuario
(14 paginas)
(14 paginas)
Amplificadores de audio RAM 3000 Especificaciones
(28 paginas)
(28 paginas)
Amplificadores de audio RAM 12000V Información técnica
(105 paginas)
(105 paginas)
Amplificadores de audio RAM 6004 Especificaciones
(106 paginas)
(106 paginas)
© 2020, manymanuals.es. Todos los derechos reservados | 0.064 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Comentarios a estos manuales